AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions and listings of claims in the

application:

LISTING OF CLAIMS:

1. (previously presented) A method comprising, responsive to a plurality of inputs, each

input being defined by a first set of bits and a second set of at least one bit, for each input of the

plurality of inputs and in parallel with other inputs of the plurality of inputs:

looking-up one of a plurality of elements of each of a plurality of look-up tables using

the first set of bits that define the input to obtain an output, the outputs from each of the plurality

of look-up tables collectively comprising a set of corresponding outputs; and

selecting a corresponding output from the set of corresponding outputs using the second

set of at least one bit that defines the input.

2. (original) A method according to claim 1 wherein the plurality of elements of each

look-up table collectively comprise a combined table of elements each having a pre-determined

value obtained using an S7 function.

3. (previously presented) A method according to claim 1 wherein for each look-up table,

the plurality of elements of the look-up table and the plurality of inputs are loaded as vectors and

the looking-up comprises, for each of the inputs, selecting one of the plurality of elements of the

look-up table using the first set of bits that define the input.

U.S. Application No.: 10/762,364

4. (previously presented) A method according to claim 3 comprising using a vperm

(vector permutation) instruction for selecting one of the plurality of elements of the look-up

table using the first set of bits that define the input.

5. (previously presented) A method according to claim 1 wherein, for each of the

plurality of inputs, the second set of at least one bit that defines the input comprises one bit and

the set of

corresponding outputs comprises two corresponding outputs, and wherein for each of the

plurality of inputs the selecting comprises:

selecting one of the two outputs using the one bit of the at least one bit that defines the

input.

6. (previously presented) A method according to claim 1 wherein, for each of the

plurality of inputs, the second set of at least one bit that defines the input comprises at least two

bits, and wherein for each of the plurality of inputs the, selecting comprises:

successively performing a selection on a remaining number of corresponding outputs of

the set of corresponding outputs for each bit of the at least two bits, the number of corresponding

outputs remaining being equal to all of the corresponding outputs of the set of corresponding

outputs a first time the selection is performed, the selection being replacing the remaining

number of corresponding outputs with a selection of half of the remaining number of outputs

AMENDMENT UNDER 37 C.F.R. § 1.111 Attorney Docket No.: Q102939 U.S. Application No.: 10/762,364

using a respective bit of the at least two bits, the selection of half of the remaining number of outputs being the number of remaining outputs for the next time the selection is performed.

7. (previously presented) A method according to claim 6 wherein, for each time the selection on a remaining number of corresponding outputs is performed, the remaining number of corresponding outputs comprises at least one set of two remaining corresponding outputs and the selection of half of the remaining number of outputs comprises, for each set of two corresponding outputs of the at least one set of two remaining corresponding outputs:

replicating the respective bit into a plurality of replicated bits; and
using a vector instruction, selecting one of the two remaining corresponding outputs
depending on the plurality of replicated bits.

 (original) A method according to claim 7 wherein the vector instruction is a vsel (vector select instruction).

9. (previously presented) A method according to claim 2 wherein, for each input, the first set of bits that define the input comprises five bits, the second set of bits that define the input comprises two bits and the look-up tables comprise four look-up tables, wherein for each of the four look-up tables the plurality of inputs and the plurality of elements of the look-up table are loaded as vectors and the looking-up comprises for each of the inputs selecting one of the plurality of elements of the look-up table using the first set of bits that define the input.

U.S. Application No.: 10/762,364

10. (previously presented) A method according to claim 2 wherein, for each input, the first set of bits that define the input comprises four bits, the second set of bits that define the input comprises three bits and the look-up tables comprise eight look-up tables, and wherein for

each of the eight look-up tables the plurality of inputs and the plurality of elements of the lookup

table are loaded as vectors and for each of the inputs the looking-up comprises selecting one of

table are loaded as vectors and for each of the inputs the looking-up comprises selecting one of

the plurality of elements of the look-up table using the first set of bits that define the input.

11. (original) A method according to claim 2 applied in ciphering data in a Kasumi

implementation.

12. (previously presented) An apparatus comprising:

a memory adapted to store a plurality of elements of each of a plurality of look-up

tables; and

a processor for:

receiving a plurality of inputs, each input being defined by a first set of bits and a

second set of at least one bit, for each input of the plurality of inputs and in parallel with

other inputs of the plurality of inputs:

looking up one of a plurality of elements of each of a plurality of look-up tables

using the first set of bits that define the input to obtain an output, the outputs from the

plurality of look-up tables collectively comprising a set of corresponding outputs; and

selecting a corresponding output from the set of corresponding outputs using the

second set of at least one bit that define the input.

U.S. Application No.: 10/762,364

13. (original) An apparatus according to claim 12 wherein the plurality of elements of

each look-up table collectively comprise a combined table of elements each having a pre-

determined value obtained using an S7 function.

14. (previously presented) An apparatus according to claim 12 wherein, for each look-up

table, the plurality of elements of the look-up table and the plurality of inputs are loaded as

vectors and for each of the inputs the processor is further adapted co select one of the plurality

of elements of the look-up table using the first set of bits that define the input.

15. (previously presented) An apparatus according to claim 14 wherein the processor

comprises a co-processor having a vperm (vector permutation) instruction, the processor being

adapted to use the vperm instruction for the selecting one of the plurality of elements of the look-

up table using the first sec of bits that define the input.

16. (previously presented) An apparatus according to claim 12 wherein, for each of the

plurality of inputs, the second set of at least one bit that defines the input comprises at least two

bits, and wherein for each of the plurality of inputs in selecting the corresponding output from

the set of corresponding outputs the processor is adapted to:

successively perform a selection on a remaining number of corresponding outputs of the

set of corresponding outputs for each bit of the at least two bits, the number of corresponding

outputs remaining being equal to all of the corresponding outputs of the set of corresponding

U.S. Application No.: 10/762,364

outputs a first time the selection is performed, the selection being replacing the remaining number of corresponding outputs with a selection of half of the remaining number of outputs using a respective bit of the at least two bits, the selection of half of the remaining number of outputs being the number of remaining outputs for the next time the selection is performed.

17. (previously presented) An apparatus according to claim 16 wherein, for each time the selection on a remaining number of corresponding outputs is performed, the remaining number of corresponding outputs comprises at least one set of two remaining corresponding outputs and the selection of half of the remaining number of outputs comprises, for each set of two corresponding outputs of the at least one set of two remaining corresponding outputs the processor being adapted to:

replicate the respective bit into a plurality of replicated bits; and
using a vector instruction, select one of the two remaining corresponding outputs
depending on the plurality of replicated bits.

18. (previously presented) An apparatus according to claim 17 wherein the processor comprises a co-processor having a vsel (vector select instruction), the vsel instruction being the vector instruction

19. (previously presented) An apparatus according to claim 13 wherein, for each input, the first set of bits that define the input comprises five bits, the second set of bits that define the input comprises two bits and the look-up tables comprise four look-up tables, wherein for

each of the four look-up tables the plurality of inputs and the plurality of elements of the lookup table are loaded as vectors and for each of the inputs the processor is adapted to select one of the plurality of elements of the look-up table using the first set of bits that define the input.

20. (previously presented) An apparatus according to claim 13 wherein, for each input, the first set of bits that define the input comprises four bits, the second set of bits that define the input comprises three bits and the look-up tables comprise eight look-up tables, and wherein for each of the eight look-up tables the plurality of inputs and the plurality of elements of the look-up table are loaded as vectors and for each of the inputs the processor is adapted to select one of the plurality of elements of the look-up table using the first set of bits that define the input.

21. (previously presented) A method comprising:

responsive to a plurality of inputs each defined by a first plurality of bits, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs and for each of a plurality of look-up tables each having a plurality of elements:

selecting a respective subset of bits of the first plurality of bits that define the input, the bits of the respective subset of bits comprising fewer bits than the first plurality of bits of the input; and

looking-up an element of the plurality of elements of the look-up table using the subset of bits to obtain an output; and

combining the outputs obtained from the plurality of look-up tables to obtain at least one bit.

U.S. Application No.: 10/762,364

22. (previously presented) A method according to claim 21 wherein, for each input of

the plurality of inputs, the outputs obtained from the plurality of look-up tables each comprise a

second plurality of bits, the second plurality of bits comprising fewer bits than the first plurality

of bits of the input.

23. (previously presented) A method according to claim 22 wherein, for each input of

the plurality of inputs, the at least one bit comprises a third plurality of bits, the third plurality of

bits comprising the same number of bits as the first plurality of bits of the input.

24. (previously presented) A method according to claim 21 wherein, for at least one

look-up table of the plurality of look-up tables, for each input the selecting comprises

manipulating at least one of the plurality of bits that define the input using at least one of a bit

rotation instruction and a bit shifting instruction.

25. (previously presented) A method according to claim 24 wherein, for each of the at

least one look-up table, for each input the manipulating at least one of the first plurality of bits

comprises ordering the respective subset of bits of the input as least significant bits.

26. (original) A method according to claim 23 wherein each element of the plurality of

elements of each look-up table has a pre-determined value.

U.S. Application No.: 10/762,364

27. (previously presented) A method according to claim 26 wherein, for each input of

the plurality of inputs the first plurality of bits and the third plurality of bits each comprise 9 bits,

the pre-determined value of each of the plurality of elements of each of the plurality of look-up

tables is obtained from a partial evaluation of an S9 function.

28. (previously presented) A method according to claim 27 wherein, for each look-up

table of the plurality of look-up tables, the pre-determined value of each of the plurality of

elements of the look-up table is a function of a number being definable by a bit sequence of one

of 4 and 5 bits.

29. (previously presented) A method according to claim 28 wherein, for each input of

the plurality of inputs, for each look-up table the respective subset of bits of the first plurality of

bits that define the input comprises one of 4 and 5 bits and the look-up table is looked-up using a

vperm (vector permutation) instruction.

30. (previously presented) A method according to claim 27 wherein, for each input of the

plurality of inputs, the combining comprises performing a plurality of exclusive-OR operations

on the outputs obtained from the plurality of look-up tables for the input.

31. (original) A method according to claim 30 wherein for each input of the plurality of

inputs, the combining comprises manipulating the second plurality of bits of at least one output

AMENDMENT UNDER 37 C.F.R. § 1.111 Attorney Docket No.: Q102939 U.S. Application No.: 10/762,364

of the outputs obtained from the plurality of look-up tables for the input using one of a bit

shifting instruction and a bit rotation instruction.

32. (original) A method according to claim 31 wherein the bit shifting instruction

comprises one of a vector shift right byte instruction and a vector shift left byte instruction and

the bit rotation instruction comprises one of a vector rotate left byte instruction and a vector

rotate right byte instruction.

33. (previously presented) A method according to claim 30 wherein, for each input of

the plurality of inputs, the combining comprises:

for a first output of the outputs obtained from the plurality of look-up tables for the input,

manipulating the second plurality of bits of the first output using one of a bit rotation

instruction and a bit shifting instruction; and

for a second output of the outputs obtained from the plurality of look-up tables for the

input, performing one of the plurality of exclusive-OR operations on the second output and the

first output to obtain a third output having a fourth plurality of bits.

34. (previously presented) A method according to claim 30 wherein, for each input, the

bits of the second plurality of bits of each respective subset of bits of the first plurality of bits of

the input have a pre-determined order and are each used for obtaining a respective one of the

third plurality of bits, the outputs obtained from the look-up tables collectively comprising at

least one group of outputs each having at least two outputs of the outputs obtained from the lookup tables,

for each group of outputs of the at least one group of outputs the at least two outputs in the group of outputs having bits used for determining a common subset of bits of the third plurality of bits, the combining comprising:

for each group of outputs of the at least of group of outputs, combining the at least two outputs of the group of outputs using at least one of the plurality of exclusive-OR operations.

35. (previously presented) An apparatus comprising:

a memory adapted to store a plurality of elements of each of a plurality of look-up tables; and

a processor responsive to a plurality of inputs each defined by a first plurality of bits, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs and for each look-up table of the plurality of look-up tables, for:

selecting a respective subset of bits of the first plurality of bits that define the input, the bits of the respective subset of bits comprising fewer bits than the first plurality of bits of the input;

looking up an element of the plurality of elements of the look-up table using the subset of bits to obtain an output; and

combining the outputs obtained from the plurality of look-up tables to obtain at least one bit

U.S. Application No.: 10/762,364

36. (previously presented) An apparatus according to claim 35 wherein, for each input of

the plurality of inputs, the outputs obtained from the plurality of look-up tables each comprise

a second plurality of bits, the second plurality of bits comprising fewer bits than the first

plurality of bits of the input.

37. (previously presented) An apparatus according to claim 36 wherein, for each input of

the plurality of inputs, the at least one bit comprises a third plurality of bits, the third plurality of

bits comprising the same number of bits as the first plurality of bits of the input.

38. (previously presented) An apparatus according to claim 35 wherein, for at least one

look-up table of the plurality of look-up tables, and for each input, the processor is adapted to

manipulate at least one of the first plurality of bits that define the input using at least one of a bit

rotation instruction and a bit shifting instruction.

39. (previously presented) An apparatus according to claim 38 wherein, for each of the

at least one look-up table:

for each input the processor is adapted co manipulate the at least one of the first plurality

of bits by ordering the respective subset of bits of the input as least significant bits.

40. (original) An apparatus according to claim 37 wherein each element of the plurality

of elements of each look-up table has a pre-determined value.

U.S. Application No.: 10/762,364

41. (previously presented) An apparatus according to claim 40 wherein, for each input of

the plurality of inputs, the first plurality of bits and the third plurality of bits each comprise 9

bits, the pre-determined value of each of the plurality of elements of each of the plurality of

look-up tables is obtained from a partial evaluation of an S9 function.

42. (previously presented) An apparatus according to claim 41 wherein, for each look-

up table of the plurality of look-up tables, the pre-determined value of each of the plurality of

elements of the look-up table is a function of a number being definable by a bit sequence of one

of 4 and 5 bits.

43. (previously presented) An apparatus according to claim 42 wherein, for each input

of the plurality of inputs, for each look-up table the respective subset of bits of the first plurality

of bits that define the input comprises one of 4 and 5 bits, the processor being adapted to look-

up the look-up table using a vperm (vector permutation) instruction.

44. (previously presented) An apparatus according to claim 41 wherein, for each input of

the plurality of inputs, the processor is adapted to perform a plurality of exclusive-OR

operations on the outputs obtained from the plurality of look-up tables for the input.

45. (previously presented) An apparatus according to claim 44 wherein, for each input

of the plurality of inputs, the processor is adapted to manipulate the second plurality of bits of at

least one output of the outputs using one of a bit shifting instruction and bit rotation instruction.

U.S. Application No.: 10/762,364

46. (original) A method according to claim 45 wherein the bit shifting instruction

comprises one of a vector shift right byte instruction and a vector shift left byte instruction and

the bit rotation instruction comprises one of a vector rotate left byte instruction and a vector

rotate right byte instruction.

47. (previously presented) An apparatus according to claim 44 wherein, for each input of

the plurality of inputs, the processor is adapted to:

for a first output of the outputs obtained from the plurality of look-up tables for the input,

manipulate the second plurality of bits of the first output using one of a bit rotation instruction

and a bit shifting instruction; and

for a second output of the outputs obtained from the plurality of look-up tables for the

input, perform one of the plurality of exclusive-OR operations on the second output and the first

output to obtain a third output having a fourth plurality of bits.

48. (previously presented) An apparatus according to claim 44 wherein, for each input,

the bits of the second plurality of bits of each respective subset of bits of the first plurality of

bits of the input have a pre-determined order and are each used for obtaining a respective one of

the third plurality of bits, the outputs obtained from the look-up tables collectively comprising at

least one group of outputs each having at least two outputs of the outputs obtained from the look-

up tables, for each group of outputs of the at least one group of outputs the at least two outputs

U.S. Application No.: 10/762,364

in the group of outputs having bits used for determining a common subset of bits of the third plurality of bits, the processor being adapted to:

for each group of outputs of the at least of group of outputs, combine the at least two outputs of the group of outputs using at least one of the plurality of exclusive-OR operations.

49. (currently amended) An article of manufacture comprising:

a computer usablercadable medium having computer readable program code means embodied therein, the computer readable code means in said article of manufacture comprising, responsive to a plurality of inputs, each input being defined by a first set of bits and a second set of at least one bit, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs:

computer readable code means for looking-up one of a plurality of elements of each of a plurality of look-up tables using the first set of bits that define the input to obtain an output, the output from each of the plurality of look-up tables collectively comprising a set of corresponding outputs; and

computer readable code means for selecting a corresponding output from the set of corresponding outputs using the second set of at least one bit that defines the input.

50. (previously presented) An article of manufacture comprising:

a computer usablereadable medium having computer readable program code means embodied therein, the computer readable code means in said article of manufacture comprising, responsive to a plurality of inputs each defined by a first plurality of bits, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs:

computer readable code means for, for each of a plurality of look-up tables each having a plurality of elements:

selecting a respective subset of bits of the first plurality of bits that define the input, the bits of the respective subset of bits comprising fewer bits than the first plurality of bits of the input; and

looking-up an element of the plurality of elements of the look-up table using the subset of bits to obtain an output; and

computer readable code means for combining the outputs obtained from each look-up table to obtain at least one bit.

51. (previously presented) A method comprising, responsive to N Kin-bit inputs:

performing bit reordering on the N K_i n-bit inputs to produce M parallel sets of outputs wherein N and Kin are integers satisfying N, Kin ≥ 2 , an ith set of outputs of the M parallel sets of outputs containing N sets of bits Li,in bits in length with i and Li, in being integers satisfying i = 1 to M and $1 \leq Li$, in $\leq K_i$ n, the ith set of outputs defining a respective subset of the Kin bits of the inputs;

for each parallel set of outputs, performing a parallel lookup table operation to generate a corresponding parallel set of outputs containing N outputs, each being associated with a respective one of the N K_i n-bit inputs and each being L_{limn} bits in length, L_i , out being an integer satisfying L_i , out ≥ 1 ; and

AMENDMENT UNDER 37 C.F.R. § 1.111 Attorney Docket No.: Q102939 U.S. Application No.: 10/762,364

for each of the N K_i n-bit inputs, generating a respective output by performing a bit combining operation on the outputs from the parallel look-up table operations associated with the input.

- 52. (previously presented) A method according to claim 51 wherein, for each of the N K_in-bit inputs, the generating comprises performing a bit manipulation on the outputs of the parallel look-up table operations associated with the input.
- 53. (original) A method according to claim 51 wherein the bit combining operations are implemented in parallel.
- 54. (previously presented) A method according to claim 51 wherein, for each of the N K_i n-bit inputs, the respective output generated comprises Kout bits, K_{out} being an integer satisfying Kout ≥ 1 , and wherein in performing the bit permutation/reordering on the N K_i n-bit inputs, the ith set of outputs defining the respective subset of the Kin bits of the inputs is selected such that the respective subset of the Kin bits effects only a defined maximum number P i < Kout bits of the respective outputs wherein Pi is an integer.
- 55. (original) A method of generating a plurality of outputs according to a ciphering algorithm which for each of the plurality of outputs operates on a respective input using a respective key, the ciphering algorithm comprising a plurality of rounds in which functions are

U.S. Application No.: 10/762,364

evaluated, the method comprising, for at least one function of the functions of at least one of the

plurality of rounds:

responsive to a plurality of first inputs each being associated with one of the

respective inputs, for each first input and in parallel with other first inputs of the plurality

of first inputs:

generating an output by looking up at least one look-up table using the input,

each look-up table having a plurality of elements.

56. (original) A method according to claim 55 wherein the ciphering algorithm is a

Kasumi algorithm.

57. (previously presented) A method according to claim 55 wherein, for a function of a

certain type of the at least one function, the at least one look-up table comprising a plurality of

look-up tables and the output from each of the plurality of look-up tables collectively comprising

a set of corresponding outputs, each first input of the plurality of first inputs being defined by a

first set of bits and a second set of at least one bit, the method comprising for each first input of

the plurality of first inputs and in parallel with the other first inputs of the plurality of first

inputs:

selecting a corresponding output from the set of corresponding outputs using the second

set of at least one bit that defines the input.

U.S. Application No.: 10/762,364

58. (original) A method according to claim 57 wherein the ciphering algorithm is a

Kasumi algorithm and the function of a certain type is an S7 function.

59. (previously presented) A method according to claim 55 wherein, for a function of a

certain type of the at least one function, the at least one look-up table comprises a plurality of

look-up tables and each first input of the plurality of first inputs is defined by a first plurality of

bits, the method comprising:

for each first input of the plurality of first inputs and in parallel with the other first

inputs of the plurality of first inputs, and for each of the plurality of look-up tables:

selecting a respective subset of bits of the first plurality of bits that define the

first input, the bits of the respective subset of bits comprising fewer bits than the first

plurality of bits of the first input, the look-up table being looked up using the subset of

bits to obtain the output; and

combining the outputs obtained from the plurality of look-up tables to obtain at

least one bit.

60. (original) A method according to claim 59 wherein the ciphering algorithm is a

Kasumi algorithm and the function of a certain type is an S9 function.

61. (previously presented) A method according to claim 56 wherein the at least one

round comprises the plurality of rounds and wherein for each round the at least one function

comprises six S7 functions and six S9 functions, the method further comprising for each

function of the plurality of functions other than the at least one function, and responsive to a plurality of second inputs each being associated with one of the respective inputs, and in parallel with other second inputs of the plurality of second inputs:

generating an output according to the function using the input.

62. (original) A method according to claim 55 further comprising, for each output of the plurality of outputs and in parallel with other outputs of the plurality of outputs:

combining the output with input data to generate ciphered data.

63. (original) A method according to claim 62 wherein the combining comprises performing an exclusive-OR operation.

64. (original) An apparatus for generating a plurality of outputs according to a ciphering algorithm which for each of the plurality of outputs operates on a respective input using a respective key, the ciphering algorithm comprising a plurality of rounds in which functions are evaluated, the apparatus comprising:

a memory adapted to store a plurality of elements of each of at least one look-up table; and

a processor adapted to, for at least one function of the functions of at least one of the plurality of rounds, and responsive to a plurality of first inputs each being associated with one of the respective inputs, and for each first input and in parallel with other first inputs of the plurality of first inputs:

U.S. Application No.: 10/762,364

generate an output by looking up at least one look-up table using the input, each look-up

table having a plurality of elements.

65. (original) An apparatus according to claim 64 wherein the ciphering algorithm is a

Kasumi algorithm.

66. (previously presented) An apparatus according to claim 64 wherein, for a function of

a certain type of the at least one function, the at least one look-up table comprises a plurality of

look-up tables and the output from each of the plurality of look-up tables collectively comprising

a set of corresponding outputs, each first input of the plurality of first inputs being defined by a

first set of bits and a second set of at least one bit, the processor being further adapted to, for

each first input of the plurality of first inputs and in parallel with the other first inputs of the

plurality of first inputs:

select a corresponding output from the set of corresponding outputs using the second set

of at least one bit that defines the input.

67. (previously presented) An apparatus according to claim 66 wherein the ciphering

algorithm is a Kasumi algorithm and the function of a certain type is an S7 function.

68. (previously presented) An apparatus according to claim 64 wherein, for a function of

a certain type of the at least one function, the at least one look-up table comprises a plurality of

look-up tables and each first input of the plurality of first inputs is defined by a first plurality of

bits, the processor being further adapted to, for each first input of the plurality of first inputs and in parallel with the other first inputs of the plurality of first inputs, and for each of the plurality of look-up tables:

select a respective subset of bits of the first plurality of bits that define the first input, the bits of the respective subset of bits comprising fewer bits than the first plurality of bits of the first input, the look-up table being looked up using the subset of bits to obtain the output;

and

combine the outputs obtained from the plurality of look-up tables to obtain at least one bit

69. (original) An apparatus according to claim 68 wherein the ciphering algorithm is a Kasumi algorithm and the function of a certain type is an S9 function.

70. (previously presented) An apparatus according to claim 65 wherein the at least one round comprises the plurality of rounds and wherein for each round the at least one function comprises six S7 functions and six S9 functions, the processor being further adapted to, for each function of the plurality of functions other than the at least one function, and responsive to a plurality of second inputs each being associated with one of the respective inputs, and in parallel with other second inputs of the plurality of second inputs:

generate an output according to the function using the input.

AMENDMENT UNDER 37 C.F.R. § 1.111 Attorney Docket No.: Q102939 U.S. Application No.: 10/762,364

71. (previously presented) An apparatus according to claim 64 wherein the processor is further adapted to, for each output of the plurality of outputs and in parallel with other outputs of the plurality of outputs:

combine the output with input data to generate ciphered data.

72. (original) An apparatus according to claim 71 wherein the processor is adapted to combine the output with the input data using an exclusive-OR operation.

73. (currently amended) An article of manufacture comprising:

a computer usable readable medium having computer readable program code means embodied therein for generating a plurality of outputs according to a ciphering algorithm which for each of the plurality of outputs operates on a respective input using a respective key, the ciphering algorithm comprising a plurality of rounds in which functions are evaluated, the computer readable code means in said article of manufacture comprising:

computer readable code means for, for at least one function of the functions of at least one of the plurality of rounds, and responsive to a plurality of first inputs each being associated with one of the respective inputs, for each first input and in parallel with other first inputs of the plurality of first inputs, generating an output by looking up at least one look-up table using the input, each look-up table having a plurality of elements.

74. (previously presented) A method comprising the step of, responsive to a plurality of inputs, each input being defined by at least one bit, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs, looking-up a look-up table having a plurality of elements using the at least one bit that define the input to obtain an output.

75. (previously presented) An apparatus comprising:

a memory adapted to store a plurality of elements of a look-up table; and

a processor adapted to, responsive to a plurality of inputs, each input being defined by at least one bit, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs look-up the look-up table using the at least one bit that define the input to obtain an output.

76. (currently amended) An article of manufacture comprising:

a computer usable readable medium having computer readable program code means embodied therein, the computer readable code means in said article of manufacture comprising: computer readable code means for, responsive to a plurality of inputs, each input being defined by at least one bit, for each input of the plurality of inputs and in parallel with other inputs of the plurality of inputs, looking-up a look-up table having a plurality of elements using the at least one bit that define the input to obtain an output.

77. (previously presented) A method according to claim 74, wherein the look-up table outputs corresponding to the plurality of inputs comprise a set of outputs, and said method further comprises the step of selecting one of said outputs in response to at least one additional bit included in at least one of said plurality of inputs.

U.S. Application No.: 10/762,364

78. (previously presented) An apparatus according to claim 75, wherein the look-up table

outputs corresponding to the plurality of inputs comprise a set of outputs, and said apparatus

further comprises means for selecting one of said outputs in response to at least one additional bit

included in at least one of said plurality of inputs.

79. (previously presented) An article of manufacture according to claim 76, wherein the

look-up table outputs corresponding to the plurality of inputs comprise a set of outputs, and said

article further comprises computer readable code means which, when executed, will cause the

step of selecting one of said outputs in response to at least one additional bit included in at least

one of said plurality of inputs.